

Binary Metal-oxide RRAM at a glimpse

Snehil Verma (14700)

Abstract—This document briefly states the journey of binary metal-oxide resistive switching random access memory (RRAM). It encompasses the switching mechanism, design and electrical characteristics of various binary metal-oxide RRAM. It also brings to light the use of RRAM for non-volatile memory application and neuromorphic computing. The recent advancements to solve issues of uniformity, endurance, multi-bit operation and scaling are also discussed.¹

I. INTRODUCTION

Some of the early reports that showed the unique property of oxides, i.e being capable of abruptly switching from insulator state into a conductive state, were [1]-[3]. The device structure consisted of a thin oxide layer sandwiched between two metal electrodes, also known as metal-insulator-metal (MIM) structure. The device switched between two resistive states: high-resistance state (HRS) and low-resistance state (LRS). Since the research was still premature it couldn't be directly implemented for memory applications. The interest in this field rekindled in during the late 1990s when resistive switching was showed in various complex metal oxides (*SrTiO₃* [4], *SrZrO₃* [5]), followed by binary metal oxides (*NiO* [6] and *TiO₂* [7]). A major breakthrough occurred when Samsung presented [8] at IEDM that demonstrated that OxRRAM (an alias for metal-oxide RRAM) is highly compatible with conventional CMOS technology by fabricating one-transistor-one-resistor (1T1R) OxRRAM memory cells. They also discussed cell and device properties such as endurance cycles, programming speed and data retention time. In light of this, metal-oxide RRAM is expected to revolutionize memory technology by its low cost, nonvolatile memory with programming speed in tens of nanosecond, over 10^6 endurance cycles, and potentially low power/energy consumption.

Numerous researches are performed in order to understand and exploit resistive switching mechanisms. It has been showed that the switching behavior not only depends on the oxide material but also on the choice of metal electrodes and their interfacial properties. This document is structured to present resistive switching mechanism in Section-II, RRAM memory arrays in Section-III, key performance metrics in Section-IV, and finally future outlook in Section-V. The scope of this document is limited to selected binary metal oxides (*HfO_x*, *AlO_x*, *NiO_x*, *TiO_x*, and *TaO_x*; where x represents the oxide composition of respective non-stoichiometric compounds).

II. RESISTIVE SWITCHING MECHANISM

Few important terminologies:

- Set process: Switching from HRS to LRS.
- Reset process: Switching from LRS to HRS.
- Electroforming or Forming process: The process of increasing voltage over set voltage in order to trigger switching behavior; usually required for fresh samples (in its initial resistance state).
- Switching modes:
 - Unipolar: Switching direction depends only on the amplitude of the applied voltage, not its polarity, i.e. set and reset can occur at same polarity.
 - Bipolar: Switching direction depends on the polarity of the applied voltage. If set occurs at one polarity, reset will only occur at reverse polarity.

Independent of the switching mode, in order to prevent permanent breakdown of the dielectric, set compliance is enforced by the memory cell selection transistor/diode or a series resistor.

To understand why a simple I-V curve fitting may be insufficient to represent conduction of metal-oxide RRAM lets have a look at various possible paths that an electron can take to pass from cathode to anode [9]:

- Schottky emission: thermally activated electrons injected over the barrier into the conduction band.
- Fowler-Nordheim (F-N) tunneling: electrons tunnel from the cathode into the conduction band; usually occurs at high field.
- Direct tunneling: electron tunnel from cathode to anode directly; usually occurs when the oxide is thin enough.
- For oxide containing substantial number of traps (e.g., oxygen vacancies), trap-assisted tunneling contributes to additional conduction, including the following steps:
 - tunneling from cathode to traps
 - emission from trap to conduction band (Poole-Frenkel emission)
 - F-N-like tunneling from trap to conduction band
 - trap to trap hopping or tunneling
 - * Mott hopping when the electrons are in the localized states
 - * metallic conduction when the electrons are in the extended states depending on the overlap of the electron wave function
 - tunneling from traps to anode

Dominant conduction mechanism for a particular metal-oxide RRAM among the aforementioned processes depends on its dielectric properties (bandgap or trap energy level, etc.), fabrication process conditions (annealing temperature, annealing ambient, etc.), and properties of oxide-electrode interfaces (interfacial barrier height).

¹Flow of the document and study is adapted from [26]




Fig. 1. Schematic illustration of the switching process in the simple binary metal-oxide RRAM. Adapted from [21].

For a given configuration of the conductive filaments (CFs), at the low bias regime the I-V characteristics are mainly determined by the electron conduction process, while at the high bias regime the motion of oxygen ions/vacancies would distort the configuration of CFs and thus change the current. Determining a detailed picture on the physical mechanism of resistive switching for metal-oxide RRAM is still an active area of research.

A. Forming/Set

The forming process is depicted as soft breakdown of the dielectric [10]. This process is not abrupt, rather it is exponentially dependent on time [11]. On application of high electric field across the oxide layer, some oxygen atoms get knocked out of the lattice and are collected in the anode. Simultaneously, defects in the bulk oxide are generated. The left deficiencies of oxygen atoms (vacancies) form several conduction paths which are known as conduction filaments [12]. This path can also be formed by metal precipitates [13].

Since a fresh sample has fewer defects, the initial resistance of the sample is larger than that in HRS during the following switching cycles, and hence the forming voltage is greater than the set voltage. This is the case because not all vacancies of oxygen are recovered in the reset process. The remaining defect-rich region is also known as the "virtual electrode."

It is not ideal to have a larger forming voltage. Therefore a considerable amount of research is done in order to achieve the so-called "forming-free" device. It is observed that the forming voltage decreases linearly with a decrease in oxide thickness [14]-[16]. It was also found that forming strongly depends on film deposition conditions [17].

B. Unipolar/Bipolar Reset

Existing reset mechanism models are incapable to explain the all experimental observations for both switching modes. For eg., it appears that the thermal dissolution model [18] is

capable of explaining parts of unipolar switching characteristics (NiO_x), while the ionic migration model [19] is capable of explaining parts of bipolar switching characteristics.

It was discovered that switching mode is not solely the property of the oxide material but it also depends on the properties of the oxide-electrode interface. Acknowledging the fact that oxygen ion migration is responsible for reset mechanism, in the year 2010 Yu et al. [20] proposed a phenomenological model providing a unified explanation for both the unipolar and bipolar resistive switching mechanisms. Fig. 1 presents the schematic illustration of the switching processes. Soft breakdown of dielectric happens during the forming process and the oxygen ions drift towards the anode. Sometimes the anode material reacts with oxygen to form oxide-electrode interface. Thus, this anode/oxide-electrode behaves as an "oxygen reservoir" [22]. In the LRS, the current flows through the CFs formed. During the reset process, oxygen ions migrate back to partially compensate the oxygen vacancies. This is how the memory cell returns back to the HRS. For the unipolar switching mode, the Joule heating effect activates and aids the diffusion of oxygen ions to attain proximity to CFs [23]. Thus it relatively takes a larger value of reset current to increase the temperature around CFs. On the other hand, for bipolar switching mode, the thermal diffusion is not sufficient and thus requires a negative electric field to assist the oxygen ion movement. A few alternate theories/models were proposed in [24] and [25].

III. RRAM MEMORY ARRAYS

A. Cell Design

Knowing that the forming/set current is relatively larger than the operating current, we need to limit the maximum current in order to preserve the memory device [14] and [27]. High resistance and fast response time make the transistor an attractive element to clamp the maximum current. But one

must watch for high parasitic capacitance while integrating transistor and RRAM into a 1T1R device. A high capacitance could cause an overshoot in current which in turn would increase reset current [14]. [28] presents contact RRAM in which the RRAM is realized in a small contact hole directly on the MOSFET's source/drain contact. This method minimizes the parasitic capacitance and clamps the reset current around $150\mu\text{A}$.

B. Process Technology

There isn't "one" golden material for metal-oxide RRAM formation. But during fabrication one must take care that the fabrication process doesn't damage the oxide layers. We have gone through the advantages of forming-free devices. These are generally achieved by decreasing the thickness of the oxide layer. However, this may result in an increase in initial defect density and severe decrease in the resistance corresponding HRS. The breakdown voltage of the dielectric depends on the defect count rather than the defect density. Further, it was observed that there is a linear relationship between the size of the device and its breakdown voltage [29].

C. Memory Array

With a 1T1R memory cell, NOR-type memory array is preferred to effectively clamp the forming/set current. 3-D stacking of RRAM in a cross-point architecture is also contemplated.

IV. KEY DEVICE PERFORMANCE METRICS

A. Uniformity

Uniformity is a major barrier to large scale production of metal-oxide RRAM devices. The uniformity problem exists in two forms: Temporal (cycle to cycle) and Spatial (device to device). The variation is present in the parameters like resistances in LRS and HRS as well as switching voltage. It is understood that the LRS resistance variation is caused because of difference in sizes of CFs. This can be mitigated by narrowing the switching area which in turn would reduce the number of filament paths. HRS resistance variation is attributed to variation in ruptured CFs' length. Since there is an exponential dependence of tunneling current on tunneling length, a small variation in tunneling length would be magnified. Therefore variation in HRS is a more critical problem.

In order to solve the problem of uniformity, significant efforts have been made. Some of the methods are as follows:

- Engineering the electrode/oxide interface by embedding appropriate buffer layers. For eg., in [30], Yu et al. proposed to insert a layer of Al between TiN electrode and HfO_x bulk oxide.
- Inserting the seeds in the bulk oxide to confine the CFs paths using the local electric field enhancement effect. For eg., Liu et al. [31] proposed to implant Ti atoms into ZrO_x memory.
- Confining the path of CFs by redesigning the cell structure or reducing the cell area. For eq., in [32],

the NiO layer was placed on the sidewall between the top electrode and the bottom electrode in a cross-point architecture. This enhanced the electric field at the bottom corner of the top electrode and thus device uniformity improved.

- Programming methods:
 - Ramping the reset voltage. In this way HRS can be increased to even higher values. However, in order to constraint the LRS higher set voltage should be applied such that stronger CFs are formed.
 - Cycle to cycle uniformity can also be improved by using a series of pulses instead of a single pulse [33] or multiple ramped pulses [34].

B. Endurance

Operating metal-oxide RRAM from cycle to cycle tends to reduce HRS which can finally get struck in LRS during the device failure. This can be caused by the accumulation of oxygen vacancies at/near the oxide-electrode interface, CFs or the oxide matrix. Sometimes it is also observed that during the worn phase of LRS, it tends to increase. This may be caused by the formation of an interfacial layer between the oxide and the electrode [35]. The problem of oxygen vacancy accumulation can be resolved by a verified reset operation [36] which assures of putting the oxygen back to the switching region. But this method shouldn't be overused as over-reset CFs are difficult to set [35]. The nonuniform distribution of oxygen vacancy can also be aggravated from the nonuniform electric field which may arise from the rough bottom electrode.

C. Retention

A non-volatile memory is expected to retain data for longer than ten years in a temperature around 85°C (operating temperature) with a constant series of read pulses (electrical stress). But this should not come at the cost of programming speed ($\sim 10\text{ns}$).

D. Multi-bit operation

For high-density memory applications, having more than one bits of digital data per set is very desirable. Most of the RRAM oxide materials were reported to be capable of multilevel cell (MLC) operation. The largest number of resistance levels reported were five levels without verification for HfO_x [14] and eight levels with verification for WO_x [37]. A few important points regarding the MLC operation:

- Enough resistance window between any two states.
- Uniformity of each state.
- Cycling endurance for each state.
- Thermal stability of data in each state.
- Immunity to Read pulses for each state.

E. Scalability

A major motivation towards metal-oxide RRAMs was its scalability to the nanometer regime. In the year 2011 [38], HfO_x memory device was scaled down to $10\text{nm} \times 10\text{nm}$ and was able to retain good performance.

	NiO IEDM 2004	Cu _x O IEDM 2005	Ti:NiO IEDM 2007	TaO _x IEDM 2008	Ti/HfO _x IEDM 2008	Ti/HfO _x IEDM 2009 &2010	WO _x IEDM 2010	ZrO _x /H fO _x IEDM 2010	N:AlO _x VLSI 2011	Ta ₂ O ₅ / VLSI 2011	Hf/HfO _x IEDM 2011
switching type	unipolar	bipolar	unipolar	bipolar	bipolar	bipolar	bipolar	bipolar	bipolar	bipolar	bipolar
structure	1T-1R	1T-1R	1T-1R	1T-1R	1T-1R	1T-1R	1T-1R	1R	1T-1R	1R	1T-1R
cell area (μm ²)	~0.2	~0.03	~0.49	~0.25	~0.1	0.0009 (30nm)	0.0036 (60nm)	0.0025 (50nm)	~1	~9000	0.0001 (10nm)
speed	~5μs	~50ns	~5ns	~10ns	~5ns	~0.3ns	~50ns	~40ns	N/A	~10ns	~10ns
peak voltage	<3V	<3V	<3V	<2V	<1.5V	<2.5V	<3V	<2V	<2V	<2.5V	<1.5V
peak current	~2mA	~45μA	~100μA	~170μA	~25μA	~200μA	~1mA	~50μA	~50nA	~30μA	~50 μA
HRS/LRS ratio	>10	>10	>90	>10	>100	>100	>10	>10	>100	>100	>10
endurance	10 ⁶	600	100	10 ⁹	10 ⁶	10 ¹⁰	10 ⁶	10 ⁶	10 ⁵	10 ¹²	5x10 ⁷
retention	300h@ 150°C	30h@ 90°C	1000h@ 150°C	3000h@ 150°C	10h@ 200°C	28h@ 150°C	2000h@ 150°C	28h@ 125°C	28h@ 125°C	3h@ 200°C	30h@ 250°C

Fig. 2. A Representative List of Binary Metal-Oxide RRAM device characteristics. Data Are Collected From [8], [40], [41], [42], [14], [36], [43], [44], [45], [46], and [38]

On scaling down the memory devices HRS resistance increases (somewhat following the Ohm's law). While the LRS resistance remains more or less independent of the cell area. This is because conduction current during the LRS is mainly due to the filamentary conduction current. Hence overall scaling down the size benefits us by increasing the resistance ratio of HRS/LRS.

To take care of the power consumption of the device we must ensure that the peak reset current is low. It is observed that reset current decreases very slightly on decreasing the size of the device, which in turn increases the current density required for reset. This problem can be alleviated by reducing the compliance current during the set process as they are fairly linearly related. However, one must note that with a decrease in compliance current, the LRS increases. Fortunately, since scaling down also increases the HRS, therefore, we can tolerate some increase in LRS to achieve lower reset current.

V. FUTURE OUTLOOK

In the last decade, the research in this field has intensified. Especially, the binary metal-oxides that uses materials of interest to the semiconductor industry, have drawn a lot of attention. This technology is envisioned as a non-volatile memory which is fast, scalable, and compatible to conventional CMOS technology. A few highlights of the research development in this area is mentioned in Fig. 2. Some of the interesting applications of metal-oxide RRAM include embedded systems, artificial synapse element, and reconfigurable logic. As rightly mentioned in [39], there is enormous opportunity to rethink the memory design and extract orders of magnitude improvement in terms of performance and power efficiency.

REFERENCES

- [1] T. W. Hickmott, "Low-frequency negative resistance in thin anodic oxide films," J. Appl. Phys., vol. 33, 2669, 1962.
- [2] J. F. Gibbons and W. E. Beadle, "Switching properties of thin NIO films," Solid-State Electron., vol. 7, no. 11, pp. 785-790, 1964.
- [3] G. Dearnale, A. M. Stoneham, and D. V. Morgan, "Electrical phenomena in amorphous oxide films," Rep. Progr. Phys., vol. 33, 1129, 1970.
- [4] Y. Watanabe, J. G. Bednorz, A. Bietsch, Ch. Gerber, D. Widmer, A. Beck, and S. J. Wind, "Current-driven insulator-conductor transition and nonvolatile memory in chromium-doped SrTiO₃ single crystals," Appl. Phys. Lett., vol. 78, pp. 3738-3740, Jun. 4, 2001.
- [5] A. Beck, J. G. Bednorz, C. Gerber, C. Rossel, and D. Widmer, "Reproducible switching effect in thin oxide films for memory applications," Appl. Phys. Lett., vol. 77, pp. 139-141, 2000.
- [6] S. Seo, M. J. Lee, D. H. Seo, E. J. Jeong, D. S. Suh, Y. S. Joung, I. K. Yoo, I. R. Hwang, S. H. Kim, I. S. Byun, J. S. Kim, J. S. Choi, and B. H. Park, "Reproducible resistance switching in polycrystalline NiO films," Appl. Phys. Lett., vol. 85, pp. 5655-5657, Dec. 2004.
- [7] C. Rohde, B. J. Choi, D. S. Jeong, S. Choi, J. S. Zhao, and C. S. Hwang, "Identification of a determining parameter for resistive switching of TiO₂ thin films," Appl. Phys. Lett., vol. 86, 262907, Jun. 2005.
- [8] I. G. Baek, M. S. Lee, S. Seo, M. J. Lee, D. H. Seo, D.-S. Suh, J. C. Park, S. O. Park, H. S. Kim, I. K. Yoo, U.-In. Chung, and J. T. Moon, "Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses," in Tech. Dig. IEEE Int. Electron Devices Meeting, 2004, pp. 587-590.
- [9] S. Yu, X. Guan, and H. S. P. Wong, "Conduction mechanism of TiN/HfO(x)/Pt resistive switching memory: A trap-assisted-tunneling model," Appl. Phys. Lett., vol. 99, 063507, Aug. 8, 2011.
- [10] N. Xu, L. F. Liu, X. Sun, X. Y. Liu, D. D. Han, Y. Wang, R. Q. Han, J. F. Kang, and B. Yu, "Characteristics and mechanism of conduction/set process in TiN/ZnO/Pt resistance switching random-access memories," Appl. Phys. Lett., vol. 92, 232112, Jun. 2008.
- [11] G. H. Buh, I. Hwang, and B. H. Park, "Time-dependent electroforming in NiO resistive switching devices," Appl. Phys. Lett., vol. 95, 142101, Oct. 2009.
- [12] M. Janousch, G. I. Meijer, U. Staub, B. Delley, S. F. Karg, and B. P. Andreasson, "Role of oxygen vacancies in Cr-doped SrTiO₃ for resistance-change memory," Adv. Mater., vol. 19, 2232-2235, Sep. 2007.
- [13] G. S. Park, X. S. Li, D. C. Kim, R. J. Jung, M. J. Lee, and S. Seo, "Observation of electric-field induced Ni filament channels in

- polycrystalline NiOx film,” *Appl. Phys. Lett.*, vol. 91, 222103, Nov. 2007.
- [14] H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, and M.-J. Tsai, “Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO₂ based RRAM,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2008, pp. 297-300.
- [15] I. H. Inoue, S. Yasuda, H. Akinaga, and H. Takagi, “Nonpolar resistance switching of metal/binary-transition-metal oxides/metal sandwiches: Homogeneous/ inhomogeneous transition of current distribution,” *Phys. Rev. B*, vol. 77, 035105, Jan. 2008.
- [16] C. Walczyk, C. Wenger, R. Sohal, M. Lukosius, A. Fox, J. Dabrowski, D. Wolansky, B. Tillack, H. J. Mussig, and T. Schroeder, “Pulse-induced low-power resistive switching in HfO₂ metal-insulator-metal diodes for nonvolatile memory applications,” *J. Appl. Phys.*, vol. 105, 114103, Jun. 2009.
- [17] W. Wang, S. Fujita, and S. S. Wong, “Elimination of forming process for TiOx nonvolatile memory devices,” *IEEE Electron Device Lett.*, vol. 30, no. 7, pp. 763-765, Jul. 2009.
- [18] U. Russo, D. Ielmini, C. Cagli, A. L. Lacaita, S. Spiga, C. Wiemer, M. Perego, and M. Fanciulli, “Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM,” in *Proc. IEEE Int. Electron Devices Meeting*, 2007, pp. 775-778.
- [19] B. Gao, S. Yu, N. Xu, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang, B. Yu, and Y. Y. Wang, “Oxide-based RRAM switching mechanism: A new ion-transport-recombination model,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2008, pp. 563-566.
- [20] S. Yu and H.-S. P. Wong, “A phenomenological model for the reset mechanism of metal oxide RRAM,” *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1455-1457, 2010.
- [21] S. Yu, B. Lee, and H.-S. P. Wong, “Metal oxide resistive switching memory,” in *Functional Metal Oxide Nanostructures*. New York: Springer-Verlag, 2011.
- [22] M. Fujimoto, H. Koyama, M. Konagai, Y. Hosoi, K. Ishihara, S. Ohnishi, and N. Awaya, “TiO₂ anatase nanolayer on TiN thin film exhibiting high-speed bipolar resistive switching,” *Appl. Phys. Lett.*, vol. 89, 223509, Nov. 2006.
- [23] H. D. Lee, B. Magyari-Kope, and Y. Nishi, “Model of metallic filament formation and rupture in NiO for unipolar switching,” *Phys. Rev. B*, vol. 81, 193202, May 2010.
- [24] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, “The missing memristor found,” *Nature*, vol. 453, pp. 80-83, May 2008.
- [25] J. J. Yang, M. D. Pickett, X. M. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, “Memristive switching mechanism for metal/oxide/metal nanodevices,” *Nature Nanotechnol.*, vol. 3, pp. 429-433, Jul. 2008.
- [26] H. S. P. Wong, H. Y. Lee, S. Yu, Y. S. Chen, Y. Wu, P. S. Chen, B. Lee, F. T. Chen, and M. J. Tsai, “Metal-Oxide RRAM,” in *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1951-1970, June 2012.
- [27] K. Kinoshita, K. Tsunoda, Y. Sato, H. Noshiro, S. Yagaki, M. Aoki, and Y. Sugiyama, “Reduction in the reset current in a resistive random access memory consisting of NiOx brought about by reducing a parasitic capacitance,” *Appl. Phys. Lett.*, vol. 93, 033506, Jul. 2008.
- [28] Y. H. Tseng, C.-E. Huang, C.-H. Kuo, Y.-D. Chih, and C. J. Lin, “High density and ultra small cell size of contact ReRAM (CR-RAM) in 90 nm CMOS logic technology and circuits,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2009, pp. 99-102.
- [29] C. Sire, S. Blonkowski, M. J. Gordon, and T. Baron, “Statistics of electrical breakdown field in HfO₂ and SiO₂ films from millimeter to nanometer length scales,” *Appl. Phys. Lett.*, vol. 91, 242905, 2007.
- [30] S. Yu, B. Gao, H. Dai, B. Sun, L. Liu, X. Liu, R. Han, J. Kang, and B. Yu, “Improved uniformity of resistive switching behaviors in HfO₂ thin films with embedded Al layers,” *Electrochem. Solid State Lett.*, vol. 13, pp. H36-H38, 2010.
- [31] Q. Liu, S. Long, W. Wang, Q. Zuo, S. Zhang, J. Chen, and M. Liu, “Improvement of resistive switching properties in ZrO₂-based ReRAM with implanted Ti Ions,” *IEEE Electron Device Lett.*, vol. 30, no. 12, pp. 1335-1337, Dec. 2009.
- [32] B. Lee and H. S. P. Wong, “NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path,” in *Proc. Symp. Very Large Scale Integr. (VLSI) Technol.*, 2009, pp. 28-29.
- [33] I. K. Yoo, B. S. Kang, Y. D. Park, M. J. Lee, and Y. Park, “Interpretation of nanoscale conducting paths and their control in nickel oxide (NiO) thin films,” *Appl. Phys. Lett.*, vol. 92, 202112, May 2008.
- [34] M. Yin, P. Zhou, H. B. Lv, J. Xu, Y. L. Song, X. F. Fu, T. A. Tang, B. A. Chen, and Y. Y. Lin, “Improvement of resistive switching in Cu_xO using new RESET mode,” *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 681-683, Jul. 2008.
- [35] H. Y. Lee, Y. S. Chen, P. S. Chen, P. Y. Gu, Y. Y. Hsu, S. M. Wang, W. H. Liu, C. H. Tsai, S. S. Sheu, P. C. Chiang, W. P. Lin, C. H. Lin, W. S. Chen, F. T. Chen, C. H. Lien, and M. Tsai, “Evidence and solution of over-RESET problem for HfOx based resistive memory with sub-ns switching speed and high endurance,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2010, pp. 460-463.
- [36] Y. S. Chen, H. Y. Lee, P. S. Chen, P. Y. Gu, C. W. Chen, W. P. Lin, W. H. Liu, Y. Y. Hsu, S. S. Sheu, P. C. Chiang, W. S. Chen, F. T. Chen, C. H. Lien, and M.-J. Tsai, “Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2009, pp. 95-98.
- [37] W. C. Chien, Y. C. Chen, E. K. Lai, Y. Y. Lin, K. P. Chang, Y. D. Yao, P. Lin, S. F. Horng, J. Gong, S. C. Tsai, C. H. Lee, S. H. Hsieh, C. F. Chen, Y. H. Shih, K. Y. Hsieh, R. Liu, and C. Y. Lu, “High-speed multilevel resistive RAM using RTO WOx,” in *Proc. Int. Conf. Solid State Devices Mater.*, 2009, pp. 1206-1207.
- [38] B. Govoreanu, G. S. Kar, Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, and M. Jurczak, “10 x 10 nm² Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation,” in *Tech. Dig. Int. Electron Device Meeting*, Washington, DC, 2011, pp. 729-732.
- [39] H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, “Phase change memory,” *Proc. IEEE*, vol. 98, no. 12, pp. 2201-2227, Dec. 2011.
- [40] A. Chen, S. Haddad, Y.-C. Wu, T.-N. Fang, Z. Lan, S. Avanzino, S. Pangrle, M. Buynoski, M. Rathor, W. Cai, N. Tripsas, C. Bill, M. VanBuskirk, and M. Taguchi, “Non-volatile resistive switching for advanced memory applications,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2005, pp. 746-749.
- [41] K. Tsunoda, K. Kinoshita, H. Noshiro, Y. Yamazaki, T. Iizuka, Y. Ito, A. Takahashi, A. Okano, Y. Sato, T. Fukano, M. Aoki, and Y. Sugiyama, “Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2007, pp. 767-770.
- [42] Z. Wei, Y. Kanzawa, K. Arita, Y. Katoh, K. Kawai, S. Muraoka, S. Mitani, S. Fujii, K. Katayama, M. Iijima, T. Mikawa, T. Ninomiya, R. Miyanaga, Y. Kawashima, K. Tsuji, A. Himeno, T. Okada, R. Azuma, K. Shimakawa, H. Sugaya, T. Takagi, R. Yasuhara, K. Horiba, H. Kumigashira, and M. Oshima, “Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2008, pp. 293-296.
- [43] W. C. Chien, Y. R. Chen, Y. C. Chen, A. T. H. Chuang, F. M. Lee, Y. Y. Lin, E. K. Lai, Y. H. Shih, K. Y. Hsieh, and C.-Y. Lu, “A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2010, pp. 440-443.
- [44] J. Lee, J. Shin, D. Lee, W. Lee, S. Jung, M. Jo, J. Park, K. P. Biju, S. Kim, S. Park, and H. Hwang, “Diode-less nano-scale ZrOx/ HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications,” in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2010, pp. 452-455.
- [45] W. Kim, S. I. Park, Z. Zhang, Y.-L. Young, D. Sekar, H. P. Wong, and S. S. Wong, “Forming-free nitrogen-doped AlO_x RRAM with sub-A programming current,” in *Proc. IEEE Symp. Very Large Scale Integr. (VLSI)*, 2011, pp. 22-23.
- [46] Y.-B. Kim, S. R. Lee, D. Lee, C. B. Lee, M. Chang, J. H. Hur, M.-J. Lee, G.-S. Park, C. J. Kim, U.-I. Chang, I.-K. Yoo, and K. Kim, “Bi-layered RRAM with unlimited endurance and extremely uniform switching,” in *Proc. IEEE Symp. Very Large Scale Integr. (VLSI) Technol.*, 2011, pp. 52-53.